

Microprocessor Design Using **Verilog HDL**

by Monte Dalrymple

Table of Contents

Preface	9
1. Introduction	11
Goals of This Book	11
Target Audience	11
What to Expect	12
Typeface Conventions	13
2. Verilog HDL	15
Overview	15
Data Types and Their Use	15
Bit Widths and Labeling	17
Logical Operations	18
Arithmetic Operations	22
Conditional Statements	23
Case Statements	25
Procedural Statements	27
Design Hierarchy	31
The Power of <code>`define</code>	33
Conditional Compilation	36
Aggregating Files with <code>`include</code>	38
3. Verilog Coding Style	41
Importance of Coding Style	41
Files Versus Modules	41
Indentation	42
Naming Conventions	43
Inputs, Outputs and Variables	44
Comments and More Comments	46
Overall Design Organization	49

Contents

4. Initial Design Work	53
Introduction	53
Instruction Set Architecture	53
External Bus Interface	72
Machine Cycle	77
5. Microarchitecture	79
Introduction	79
Organizing the Design Spreadsheet	79
The <i>Operation</i> Worksheet	80
The <i>Internal Code</i> Worksheet	99
The Big Picture	103
Machine Cycle details	106
The <i>Next State</i> Worksheet	110
When to Add a Worksheet	122
The <i>Tran Stat</i> Worksheet	124
The <i>Address Bus</i> Worksheet	126
The <i>Pre-address</i> Worksheet	126
The <i>Load PC</i> Worksheet	128
The <i>DinDout</i> Worksheet	132
The <i>ALU Op</i> , <i>ALU A</i> , and <i>ALU B</i> Worksheets	136
The <i>Register Wr</i> Worksheet	166
The <i>S flag</i> Worksheet	172
The <i>Z flag</i> Worksheet	173
The <i>H flag</i> Worksheet	174
The <i>PV flag</i> Worksheet	177
The <i>N flag</i> Worksheet	181
The <i>C flag</i> Worksheet	184
The <i>T flag</i> Worksheet	186
The <i>Special Case</i> Worksheet	188
6. Writing the Verilog	191
Introduction	191
The <i>defines.v</i> file	192
The <i>hierarchy.v</i> file	207
The <i>machine.v</i> module	208
The <i>extint.v</i> module	211
The <i>aluamux.v</i> module	215
The <i>alubmux.v</i> module	219

The alu_math.v module	222
The alu_log.v module	226
The alu_shft.v module	228
The aluout.v module	231
The datapath.v module	235
The control.v module	256
The y80_top.v module	293
7. Debug, Verification and Testing	295
Introduction	295
Debug Requirements	295
Verification Requirements	296
Testing Requirements	298
The Testbench	299
8. It's Finally Done. Now what?	319
Introduction	319
The Details	319
Enhancements	320
Index	322
Appendix	328
Figures	328
Listings	332
Tables	335
Resources/Bibliography	337